Modified simulator files to test for multiple nodes. Problem with ID arbitration currently where each node ORs it's output with the current bus input and
checks to see if it is still on the bus on the negative edge of the clock cycle. Next cycle ORs with the previous output however so need to clear bus without destroying data while other nodes read