Auto-comment and indentation improvements

Please consider the commits in this pull-request to enhance behavior of auto-comment and indentation of various Verilog and SV constructs.