Backend tests: AND, OR, NOT

Here are some really easy codegen tests for logic gates in the VHDL backend.
ditto