Verilog ALU & Output Register