Added a sine wave generator with adjustable freq, amplitude, DC offset.
Changed RAM control sync so R/W is de-asserted to prevent repeated read/writes and to sync DONE signal to originating clock domain.
Added module for interfacing to TI ADCXX8S analog-to-digital converters and storing samples in RAM.