Add_Reducer tested. Simple test bench and synthesis setup.

Serious unexplained behaviour. See comments.
Initial support for Icarus Verilog. (I had to compare with Modelsim.)