FPGA implementation of 1D time domain convolution. The project deals with SRAM interfacing and metastability issues.