Connect DDR3 to FPGA. Add cycle on test for data ADC -> DDR3.