One sample Verilog digital circuit per file