45nm test case + power comparison

Lowered wiring efficiency on lower levels to reflect patterning
challenges and power/gnd resource congestion