timescale script is now finished and used in the simulation scripts
Merge branch 'master' of github.com:TM90/VerilogModules