hdl: Added option to divide sample counter by two

The sample counter increments once per I and once per Q. However,
the host side will want timestamps that increment once per entire
sample.
libbladeRF: [WIP] Enabled use of timestamp DIV2 FPGA bit