first draft of Viterbi Decoder on FPGA