all components positive edge triggered
Merge branch 'master' of https://github.com/tough-griff/mips64-verilog