Collaborative implementation between Xilinx and MLE.