This is a repository of some VHDL designs.  Designs include LFSR, Scramber/Descramber, and reduce operations.