x64Emitter: Fix REX encoding for SETcc

Previously using the new "lower 8 bits" registers (SIL, SPL, ...) caused SETcc
to write to other registers (for example, SETcc SIL would generate SETcc DH).
WIP CR optimization, not working yet (TWW actually does work)