Added SystemVerilog plugin