Modified system.mhs to hookup 50MHz clock from processing system to auxiliary logic clock port of Xillybus peripheral.