Attempt to design a simple processor in Verilog