A MIPS-based processor with a combination of superscalar issue and Tomasulo algorithm for dynamic scheduling in Verilog