Added delays to VHDL models and pics of tb sims