Finished InsReg and Regfile super component. Xilinx issuses would not allow my 4b4 mux, So tim, can you put that part in and Test. Thanks
	new file:   InstReg_RegFile.sch
	new file:   InstReg_RegFile.schlog
	deleted:    Processor_Tim.sch