rm lock
Merge branch 'master' of https://github.com/joaocarlos/udlx-verilog

Conflicts:
	modules/instruction_decoder/rtl/instruction_decoder.v