up_axi: altera can not handle same clock assertion of arready and rvalid
axi_ad9671: altera axi4lite changes
axi_ad9671: altera axi4lite changes
usdrx1: remove constraints and other changes