Attempt to work around a possible hardware or software bug in which the
CP2 status bit in the MIPS status register is mysteriously cleared.