cpu: add instruction+data cache enable bits.

caches default to disabled when the cpu comes out of reset.  This will
also be useful once we have an MMU for making sure that the caches are
disabled + invalidated for the transition from MMU off to MMU on when we
switch from PIPT to VIPT caches.