Developed in Xilinx. My FPGA Lab Task. Control Unit might a mess.