hdl/modules/*/fmc_adc_data.vhd: fix IDELAYE2 CE always on

For Artix7 with VAR_LOAD mode, the CE pin must be tied to
low, in order to not increment or decrement the idelay value
at each clock cycle (7 Series FPGAs SelectIO Resources User
Guide, page 120)