Update FPGA.scala

Change hard coded clock to support multiple clock domaine
Merge pull request #192 from Dolu1990/patch-1

Hard coded clock replacement