A memory cache implemented in Verilog