add project files

these files are auto-generated by Xilinx ISE WebPACK 14.7 when new
project is created with source files preciously added
corrected division implementation

separated signed division and unsigned division
added more test cases to simulation

test cases for all operations