Finished screwing around with the memory controller synchronous mode.
Add beginning of async micron SRAM controller
Merge branch 'master' of https://github.com/mschneider90/SeniorProject