Summary of Projects I have completed in VHDL