Turning on timeout bit in FPGA
Added clock gating to script as well, power 7020 power down to 0.75W