This is used for the purpose of Demonstrating the FPGA, CPU interface and the phase of communication