D1 Quartus project for RTL & state machine plots
D1 Verilog minor changes