ADC2DDR: cleaned up registered module ports which led to conflicting reset conditions, ultimately making the data-path go away during synthesis. MISC: distinctive names for bus_clk_bridge instances for identification in logs.