Corrected the DAGExporter in order to have one out port per outgoing fifo and one in port per ingoing fifo on each vertex of a DAG.