A basic collection of synthesizable components written in Verilog