Update CPU to support SW/LW instructions over bus interface. Not yet tested.