Explicitly randomize initial Reg/Mem state in Verilog

VCS is broken and won't do this on its own.