Added support for ending sequential disassembly at branch delay instructions.  The actual disassembler has no notion of what it has disassembled in the past, and is effectively stateless.  In order to determine this, it needs to compare two instructions, the current one and the one before it.