Master control ready
Updated slave FPGA interface