cappuccino/decode: fix PIPELINED multiplier interlocks

ctrl_to_decode interlock needs to cover both port a and b
cappuccino/fetch: latch rf address on bus_access_done

Since the pipeline is advanced on this signal, the register
file gating should follow that.