Modified 1b_clccl for simulating 1bit fin.
Configured to test the circuit droping the Vdd levels