Generate Verilog truth tables for inputs for ISim