Working FPGA monitor