Since fpga_common/ modules use sync_fifo from the core directory, need to
make the v1 and v2 port names the same.