Backend tests: AND, OR, NOT

Here are some really easy codegen tests for logic gates in the VHDL backend.
That's a good suggestion -- I'll refactor the repeated "generate code and read output file" into a private function.