Enable externally-driven PLL-generated 72MHz system clock.
Drive the USART at 3 mega-baud.