Updated Chisel tools to latest version. Made minor fixes to allow Verilog generation.