Examples and reference for System Verilog Assertions