skip synthesis if the source verilog has not changed