Fix a bunch of bugs, get first randomized instruction stream executing properly

- dd_store_bypass_thread_idx was not assigned
- Needed to cache line align store buffer bypass address so comparison would
  work correctly
- sim_l2_cache was not setting masked data bytes in the response message
- sb_store_bypass_mask was defined as a single bit signal instead of an array