Parellel computing for module standardized verilog component inputs